1 extern __attribute__((fastcall,noinline))
int sub2values(
int a,
int b);
3 int check(
int a,
int b)
11 " call sub2values\n\t" 16 " call sub2values\n\t" 19 "/* Here Verilog is considered as third assembler dialect..*/\n" 21 "// synthesis translate_off\n" 22 " always @(negedge clock)\n" 23 " if(start_port == 1'b1)\n" 25 " $display(\"hello world %%h %%d\", in1, in2);\n" 27 " // synthesis translate_on\n" 28 " always @(posedge clock) done_port <= start_port;\n" 29 " assign out1 = in1 - in2;" 35 res1 = sub2values(a,b);
44 return check(a,b)!=14;
__attribute__((fastcall, noinline))