44 #ifndef CONTROLLER_CREATOR_BASE_STEP_HPP 45 #define CONTROLLER_CREATOR_BASE_STEP_HPP const CustomUnorderedSet< std::tuple< HLSFlowStep_Type, HLSFlowStepSpecializationConstRef, HLSFlowStep_Relationship > > ComputeHLSRelationships(const DesignFlowStep::RelationshipType relationship_type) const override
Return the set of analyses in relationship with this design step.
const HLS_managerRef HLSMgr
information about all the HLS synthesis
void Initialize() override
Initialize the step (i.e., like a constructor, but executed just before exec.
void add_clock_reset(structural_objectRef circuit, structural_managerRef SM)
Adds the clock and reset ports to a circuit.
virtual void add_common_ports(structural_objectRef circuit, structural_managerRef SM)
This member function adds the standard ports (clock, reset, done and command ones) to a circuit...
void add_done_port(structural_objectRef circuit, structural_managerRef SM)
Adds the done port to a circuit.
RelationshipType
The relationship type.
const unsigned int funId
identifier of the function to be processed (0 means that it is a global step)
Class specification of the graph structures.
This class manages the circuit structures.
void add_command_ports(structural_objectRef circuit, structural_managerRef SM)
Adds the command ports to a circuit.
ControllerCreatorBaseStep(const ParameterConstRef Param, const HLS_managerRef HLSMgr, unsigned int funId, const DesignFlowManagerConstRef design_flow_manager, const HLSFlowStep_Type hls_flow_step_type)
Constructor.
std::map< vertex, unsigned int > cond_ports
This is the same as in_ports except that the first element is of type vertex.
const HLSFlowStep_Type hls_flow_step_type
The type of this step.
redefinition of map to manage ordered/unordered structures
~ControllerCreatorBaseStep() override
Destructor.
unsigned int in_num
Initialized after add_common_ports is called. It represents the current number of input ports...
unsigned int out_num
Initialized after add_common_ports is called. It represents the current number of output ports...
redefinition of set to manage ordered/unordered structures
Generic class managing all resources into datapath.
const Wrefcount< const DesignFlowManager > design_flow_manager
The design flow manager.
std::map< generic_objRef, unsigned int > out_ports
This contains all the ports that go from the controller to the datapath, used to enable the registers...
void add_start_port(structural_objectRef circuit, structural_managerRef SM)
Adds the start port to a circuit.
Template definition of refcount.
Generic class managing controller creation algorithms.
Template borrowed from the ANTLR library by Terence Parr (http://www.jGuru.com - Software rights: htt...
Data structure that contains all information about high level synthesis process.
Base object for all the structural objects.
std::map< vertex, unsigned int > mu_ports
This map put into relation fsm states and alldone multi_unbounded ports.